|
|
@ -65,7 +65,6 @@ const struct i2c_random_wr_payload init_array_ox03c10[] = { |
|
|
|
{0x3008, 0x80}, // io_pad_sel
|
|
|
|
{0x3008, 0x80}, // io_pad_sel
|
|
|
|
|
|
|
|
|
|
|
|
// FSIN (frame sync) with external pulses
|
|
|
|
// FSIN (frame sync) with external pulses
|
|
|
|
{0x3822, 0x33}, // wait for pulse before first frame
|
|
|
|
|
|
|
|
{0x3009, 0x2}, |
|
|
|
{0x3009, 0x2}, |
|
|
|
{0x3015, 0x2}, |
|
|
|
{0x3015, 0x2}, |
|
|
|
{0x383E, 0x80}, |
|
|
|
{0x383E, 0x80}, |
|
|
@ -73,6 +72,9 @@ const struct i2c_random_wr_payload init_array_ox03c10[] = { |
|
|
|
{0x3882, 0x8}, {0x3883, 0x0D}, |
|
|
|
{0x3882, 0x8}, {0x3883, 0x0D}, |
|
|
|
{0x3836, 0x1F}, {0x3837, 0x40}, |
|
|
|
{0x3836, 0x1F}, {0x3837, 0x40}, |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
// causes issues on some devices
|
|
|
|
|
|
|
|
//{0x3822, 0x33}, // wait for pulse before first frame
|
|
|
|
|
|
|
|
|
|
|
|
{0x3892, 0x44}, |
|
|
|
{0x3892, 0x44}, |
|
|
|
{0x3823, 0x41}, |
|
|
|
{0x3823, 0x41}, |
|
|
|
|
|
|
|
|
|
|
|